

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#) ▼

[Scholar Preferences](#) | [Sign in](#)


[Advanced Scholar Search](#)
**Scholar**  -   

Results 1 - 10 of about 503. (0.14 sec)

### [A reconfigurable logic machine for fast event-driven simulation](#)

[psu.edu](#) (PDF)

J Bauer, M Beishkeyn, I Kaplan, P ... - Proceedings of the 35th ... 1998 - portal.acm.org  
 ... the transfer of variable information between the processor and the **FPGA** array ... subcycle timing for the hardware events • It enforces inter-processor lock-step **synchronization**. ... 7. Limitations  
 Hardware support for event triggers and process **scheduling** increases the performance of ...  
[Cited by 32](#) - [Related Articles](#) - [Full Text](#) - [All 10 versions](#)

### [\[PDF\] Accelerated logic simulation by using prototype boards](#)

[psu.edu](#) (PDF)

J Hauk, P Schwarz, T Berndt, J Große - Design, Automation and Test in ... 1998 - Citeseer  
 ... up, we assume the same simple logical protocol for **simulator** and hardware **synchronization** which is ... 187-201 [6] J. Willis, Z. Li, ZP Lin: Use of Embedded **Scheduling** to Compile ... 337-345, Springer Verlag 1996 [24] M. Koch, D. Tavangarian: Einsatz von **FPGA** zur Akzeleration ...  
[Cited by 13](#) - [Related articles](#) - [View as HTML](#) - [All 5 versions](#)

### [The design of RPM: an FPGA-based multiprocessor emulator](#)

[psu.edu](#) (PDF)

K Oner, LA Bartono, S Inan, J Jeong, R ... - Proceedings of the ... 1995 - portal.acm.org  
 ... Extending the **simulation** phase for too long delays the **schedule** while not guaranteeing a correct ... any board, inter-processor interrupts, software system reset, a backplane hardware barrier **synchronization**, and the ... D7 D6 D5 D4 D3 D2 D1 D0 CCLK Serial Data per each **FPGA** ...  
[Cited by 12](#) - [Related articles](#) - [All 11 versions](#)

### [\[PDF\] A survey of hw/sw cosimulation techniques and tools](#)

[psu.edu](#) (PDF)

H Hübner, A Jantisch - Stockholm, Sweden. Thesis work, Royal Institute of ... 1998 - Citeseer  
 ... for the target machine, and the HW can be implemented, eg on a **FPGA**, or as an ASIC. Final ... tion between the system components under **simulation**, and their **synchronization**. Further timing control mechanisms, ensured by **scheduling** policies, are considered. ...  
[Cited by 13](#) - [Related articles](#) - [View as HTML](#) - [All 3 versions](#)

### [\[CITATION\] A simulation environment for core based embedded systems](#)

F Pérot, D Hommales, A Greiner - Simulation Symposium, 1997 ... 1997 - IEEEexplore.ieee.org  
 ... **Emulation** of the hardware on a board, using for ex- ample an **FPGA** implementation or an ... The drawback of this approach reside in the **synchronization** mechanism that needs to communicate from the ... of the **simulation** time of a sys- tem is spend in the **scheduling** of **simulation** ...  
[Cited by 17](#) - [Related articles](#) - [Full Text](#) - [All 3 versions](#)

### [An approach to mapping the timing behavior of VLSI circuits on emulators](#)

PB Sabet, L Vuillemin - msp, 2001 - computer.org  
 ... communication overhead and the evaluation load [3]. A great emphasis has been specially put on developing different **synchronization** strategies [4 ... Obviously, the obtained performance must be balanced by the high cost of such distributed **scheduler** in terms of **FPGA** gate ...  
[Cited by 3](#) - [Related articles](#) - [All 5 versions](#)

### [\[CITATION\] An Approach to Mapping the Timing Behavior of VLSI Circuits on Emulators](#)

PB Sabet - 12th International Workshop on Rapid System ..., 2001 - IEEE  
[Related articles](#)

### [\[PDF\] FAST: An FPGA-based simulation testbed for ATM networks](#)

[psu.edu](#) (PDF)

D Siliadis, A Vamva - IEEE INTERNATIONAL CONFERENCE ON ... 1996 - Citeseer  
 ... of their inherently serial nature 5). Communication and **synchronization** bottlenecks also limit the ... to four cells per cell-time, but then, and **schedule** the next cell for transmission. ... Programming of the **FPGA** devices on the board is accomplished through a programming bus. ...  
[Cited by 7](#) - [Related articles](#) - [View as HTML](#) - [Full Text](#) - [All 3 versions](#)

### [Performance tradeoffs for emulation, hardware acceleration, and simulation](#)

GD Peterson - System on chip methodologies and design ..., 2001 - books.google.com  
 ... The limited routing available for **FPGAs**, typically results in lower utilization rates of the ... computations tPAR Time spent on parallel computations tsYNC Time spent on **synchronization** tE Frequency ... to use each of these verification technologies to best meet the **schedule** and cost ...  
[Cited by 3](#) - [Related articles](#)

### [Instruction set emulation for rapid prototyping of SoCs](#)

[psu.edu](#) (PDF)

J Schner, G Haug, W Rosensiel - ... and Test in Europe-Volume 1, 2003 - portal.acm.org  
 ... These steps include, amongst others, a **scheduling** within blocks and the binding of symbolic ... For the implementation of these busses the HDL code of the **FPGAs** has to be ... The **synchronisation** between hardware and the **emulated** software, the handling of bus accesses, and ...  
[Cited by 7](#) - [Related Articles](#) - [All 17 versions](#)

 Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

FPGA synchronization scheduling e Search

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2010 Google